Efficient Algorithms for Verification of UML Statechart Models
نویسندگان
چکیده
In this article, we present algorithms devised for the automatic verification of UML(Unified Modeling Language) statechart models. The basic algorithm checks the safety property violation during the construction (onthe-fly) of the state space graph and if any property violation is found, it generates a counter example. The second algorithm builds the state space considering only those events, which could lead to the negative behavior of the system. In other words, a set of relevant events is generated first and state space is constructed considering only the state transitions of the objects caused by these relevant events. Thus search space is reduced in both the methods. As a case study, we have verified UML statechart model of the Generalized Railroad Crossing (GRC) system using the proposed algorithms. The safety property “When the train is at rail road crossing, the gate always remain closed” is verified. We could detect property violation in the initial UML statechart model of GRC and eventually it is corrected with the help of the counter example generated by the algorithms. The case study results show that event based verification algorithm yields 59% reduction in the state space for the GRC example.
منابع مشابه
Towards a Formal Operational Semantics of UML Statechart Diagrams
Statechart Diagrams are a notation for describing behaviours in the framework of UML, the Unified Modeling Language of object-oriented systems. UML is a semi-formal language, with a precisely defined syntax and static semantics but with an only informally specified dynamic semantics. UML Statechart Diagrams differ from classical statecharts, as defined by Harel, for which formalizations and res...
متن کاملFormalization of UML Statechart Models Using Concurrent Regular Expressions
The Unified Modeling Language (UML) is widely used in the software development process for specification of system based on the object-oriented paradigm. Thought the current version of UML is semi-formal, it is difficult to determine whether the model is consistent, unambiguous, or complete. This paper proposes the transformation rules for formalizing UML statechart diagrams. The target languag...
متن کاملRuntime Verification of Statechart Implementations
Our paper introduces a runtime verification framework for concurrent monitoring of applications specified by UML statecharts. The approach offers a considerable degree of granularity by (i) enabling the modeler to focus on specific key dependability criteria by defining temporal logic formulae over a behavioral model that is available even in early phases of the development and (ii) by supporti...
متن کاملDyana: Hla-based Distributed Real-time Embedded Systems Simulation To
In this paper we present DYANA, an HLA-based hardware-in-the-loop simulation tool. This tool is used for distributed Real-Time Embedded Systems (RTES) simulation. RTES models are described by Unified Modeling Language (UML) statechart diagrams. The statechart diagram is transformed into HLA-based Simulation Model (HSM). After translation into HSM we use CERTI as the simulation runtime. The stat...
متن کاملModel Checking UML Statechart Diagrams Using JACK
Statechart Diagrams provide a graphical notation for describing dynamic aspects of system behaviour within the Unified Modeling Language (UML). In this paper we present a branching time model-checking approach to the automatic verification of formal correctness of UML Statechart Diagrams specifications. We use a formal operational semantics for building a labeled transition system (automaton) w...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- JSW
دوره 4 شماره
صفحات -
تاریخ انتشار 2009